• Skip to main content
SIEMENS HLS Academy
  • Log In
  • Register
  • Topics

    HLS Academy offers users multiple entry points to find the information they need. One of these entry points is through our Topic collection. These topics address the critical issues designers need to understand to fully leverage the capabilities of High-Level Synthesis and Verification. While we continue to add new topics, users are encouraged to further refine collection information to meet their specific interests.

    • HLS Basics
    • HLS Building Blocks & IP
    • Languages
    • Verification
    • Methodologies & Applications
    HLS Basics
    • HLS 101
    • Loop Unrolling
    • Pipelining
    • Hierarchy
    • Design Partitioning
    • Datatypes
    • Interfaces
    HLS Building Blocks & IP
    • Arithmetic Functions
    • Datapath
    • Control Logic & FSM
    • Memories
    • Channels & Bus Interfaces
    • IP
    • Open-Source Foundation libraries
    Languages
    • C++ Modeling
    • SystemC Modeling
    Verification
    • High-Level Verification
    • High-Level Static and Formal Verification
    Methodologies & Applications
    • HLS FPGA
    • Processor Accelerators
    • MathWorks
    • AI/ML Accelerators & Design
    • Image/Video Processors & Design
    All Topics
  • All Content

    Browse all content in the HLS Academy

    • By Type
    By Type
    • Resource
    • Session
    • Track
    All Content
  • Forums

    • Forums
    • Discussions by Top Tags
    • By Topic Status
    Forums
    • HLS Basics
    • HLS Building Blocks & IP
    • Languages
    • Verification
    • Applications
    Discussions by Top Tags
    • HLS 101
    By Topic Status
    • Latest
    • Solved
    • Unsolved
    All Forums
  • More

    • HLS Academy
    • Siemens EDA
    HLS Academy
    • About Us
    • Contact Us
    Siemens EDA
    • Events & Webinars
    • HLS Resources
    • On-Demand Training
    • On-Demand Training Certification

Breadcrumbs

  1. Home

Brucek Khailany

Brucek Khailany joined NVIDIA in 2009 and currently leads the ASIC & VLSI Research group. During his time at NVIDIA, he has contributed to projects within research and product groups on topics spanning computer architecture, unit micro-architecture, and ASIC and VLSI design techniques. Dr. Khailany is also currently the Principal Investigator to a NVIDIA-led team under the DARPA CRAFT project researching high-productivity design methodology and design tools. Previously, Dr. Khailany was a Co-Founder and Principal Architect at Stream Processors, Inc. (SPI) where he led research and development activities related to highly-parallel programmable processor architectures. He received his Ph.D. and Masters in Electrical Engineering from Stanford University and received B.S.E. degrees in Electrical Engineering and Computer Engineering from the University of Michigan.

  • Content by Brucek Khailany

    Filters

    Filter By

    Show More

    Show Less

    • Machine-Learning-Assisted Agile VLSI Design for Machine Learning

      SystemC Modeling Aug 31, 2019 Brucek Khailany link

  • Subject Matter Experts

    • Russell Klein
    • Stuart Clubb
    • Sadhvi Praveen
    • David Aerne
    • Sivasankar Palaniappan
    • Cameron Villone
    • Rajeev Sehgal
    • Stuart Swan
    SIEMENS Siemens Digital Industries Software
    Portfolio
    • View all portfolio
    Explore
    • Community
    • Blog
    • Online Store
    • Glossary
    Siemens
    • About Us
    • Careers
    • Events
    • News and Press
    • Partners
    • Trust Center
    Contact
    • HLS - Contact Us
    • VA - Contact Us
    • PLM - Contact Us
    • EDA - Contact Us
    • Worldwide Offices
    • Support Center
    • Give us Feedback
    • Report piracy

    © Siemens 2025

    • Terms of Use
    • Privacy Policy
    • Cookie Statement
    • DMCA
    • Whistleblowing