Sadhvi Praveen is High-Level Synthesis Technologist in the Catapult team, focusing on HLS for FPGA/ASIC. She has been with Siemens EDA for over 6 years, and has held various roles in pre-sales and technical marketing teams. She has a MS degree in Computer Engineering from Rochester Institute of Technology.
