• Skip to main content
SIEMENS HLS Academy
  • Log In
  • Register
  • Topics

    HLS Academy offers users multiple entry points to find the information they need. One of these entry points is through our Topic collection. These topics address the critical issues designers need to understand to fully leverage the capabilities of High-Level Synthesis and Verification. While we continue to add new topics, users are encouraged to further refine collection information to meet their specific interests.

    • HLS Basics
    • HLS Building Blocks & IP
    • Languages
    • Verification
    • Methodologies & Applications
    • All Topics
    HLS Basics
    • HLS 101
    • Loop Unrolling
    • Pipelining
    • Hierarchy
    • Design Partitioning
    • Data Types
    • Interfaces
    HLS Building Blocks & IP
    • Arithmetic Functions
    • Datapath
    • Control Logic & FSM
    • Memories
    • Channels & Bus Interfaces
    • IP
    • Open-Source Foundation libraries
    Languages
    • C++ Modeling
    • SystemC Modeling
    Verification
    • High-Level Verification
    • High-Level Static and Formal Verification
    Methodologies & Applications
    • HLS FPGA
    • Processor Accelerators
    • MathWorks
    • AI/ML Accelerators & Design
    • Image/Video Processors & Design
  • All Content

    Browse all content in the HLS Academy

    • By Type
    • All Content
    By Type
    • Resource
    • Session
    • Track
  • Forums

    • Forums
    • Discussions by Top Tags
    • By Topic Status
    • All Forums
    Forums
    • HLS Basics
    • HLS Building Blocks & IP
    • Languages
    • Verification
    • Applications
    Discussions by Top Tags
    • HLS 101
    By Topic Status
    • Latest
    • Solved
    • Unsolved
  • More

    • HLS Academy
    • Siemens EDA
    HLS Academy
    • About Us
    • Contact Us
    Siemens EDA
    • Events & Webinars
    • HLS Resources
    • On-Demand Training
    • On-Demand Training Certification

Breadcrumbs

  1. Home

Stuart Clubb

Stuart is responsible for Catapult HLS Synthesis and Verification Solutions since July 2017. Prior to this new role, Stuart had been successfully managing the North American FAE team for Mentor/Siemens and Calypto Design Systems and was key to the growth achieved for the CSD products after the Calypto acquisition. Moving from the UK in 2001 to work at Mentor Graphics, Stuart held the position of Technical Marketing Engineer, initially on the Precision RTL synthesis product for 6 years and later on Catapult for 5 years. He has held various engineering and application engineering roles ASIC and FPGA RTL hardware design and verification. Stuart graduated from Brunel University, London, with a Bachelors of Science.

  • Content by Stuart Clubb

    Filters

    Filter By

    Show More

    Show Less

    • Design Partitioning

      Stuart Clubb Topic
    • Interfaces

      Stuart Clubb Topic
    • Data Types

      Stuart Clubb Topic
    • HLS 101

      Stuart Clubb Topic
    • Pipelining

      Stuart Clubb Topic

    1–5 of 8

    PreviousNext

  • Subject Matter Experts

    • Russell Klein
    • Stuart Clubb
    • Sadhvi Praveen
    • David Aerne
    • Sivasankar Palaniappan
    • Cameron Villone
    • Rajeev Sehgal
    • Stuart Swan
    SIEMENS Siemens Digital Industries Software
    Portfolio
    • View all portfolio
    Explore
    • Community
    • Blog
    • Online Store
    • Glossary
    Siemens
    • About Us
    • Careers
    • Events
    • News and Press
    • Partners
    • Trust Center
    Contact
    • HLS - Contact Us
    • VA - Contact Us
    • PLM - Contact Us
    • EDA - Contact Us
    • Worldwide Offices
    • Support Center
    • Give us Feedback
    • Report piracy

    © Siemens 2025

    • Terms of Use
    • Privacy Policy
    • Cookie Statement
    • DMCA
    • Whistleblowing