SIEMENS HLS Academy

Topics

HLS Academy offers users multiple entry points to find the information they need. One of these entry points is through our Topic collection. These topics address the critical issues designers need to understand to fully leverage the capabilities of High-Level Synthesis and Verification. While we continue to add new topics, users are encouraged to further refine collection information to meet their specific interests.
HLS Basics

HLS Building Blocks & IP

Languages

Verification

Methodologies & Applications

All Topics
HLS Basics

HLS 101

Loop Unrolling

Pipelining

Hierarchy

Design Partitioning

Data Types

Interfaces

HLS Building Blocks & IP

Arithmetic Functions

Datapath

Control Logic & FSM

Memories

Channels & Bus Interfaces

IP

Open-Source Foundation libraries

Languages

C++ Modeling

SystemC Modeling

Verification

High-Level Verification

High-Level Static and Formal Verification

Methodologies & Applications

HLS FPGA

Processor Accelerators

MathWorks

AI/ML Accelerators & Design

Image/Video Processors & Design
All Content

Browse all content in the HLS Academy
By Type

All Content
By Type

Resource

Session

Track
Forums
Forums

Discussions by Top Tags

By Topic Status

All Forums
Forums

HLS Basics

HLS Building Blocks & IP

Languages

Verification

Applications

Discussions by Top Tags

HLS 101

By Topic Status

Latest

Solved

Unsolved
More
HLS Academy

Siemens EDA
HLS Academy

About Us

Contact Us

Siemens EDA

Events & Webinars

HLS Resources

On-Demand Training

On-Demand Training Certification

Loop Constraints for Synthesis

Explore some of the various looping and pipelining constraints which may be applied for RTL solution using HLS.

Pipelining

HLS Academy

Last Updated May 2024

This content is reserved for members. Register new account or login to view.

HLS Hackathon

July 13, 2026 - October 15, 2026

Roadside Recognition Using HLS Hackathon

Loop Constraints for Synthesis