HLS Hackathon

July 13, 2026 - October 15, 2026

Roadside Recognition Using HLS Hackathon

Learn More!

HLS Webinar

Wednesday, Sep 02nd-9:00 AM PDT

From Python to High-Performance AI Accelerators

Register Now!

SIEMENS HLS Academy

Topics

HLS Academy offers users multiple entry points to find the information they need. One of these entry points is through our Topic collection. These topics address the critical issues designers need to understand to fully leverage the capabilities of High-Level Synthesis and Verification. While we continue to add new topics, users are encouraged to further refine collection information to meet their specific interests.
HLS Basics

HLS Building Blocks & IP

Languages

Verification

Methodologies & Applications

All Topics
HLS Basics

HLS 101

Loop Unrolling

Pipelining

Hierarchy

Design Partitioning

Data Types

Interfaces

HLS Building Blocks & IP

Arithmetic Functions

Datapath

Control Logic & FSM

Memories

Channels & Bus Interfaces

IP

Open-Source Foundation libraries

Languages

C++ Modeling

SystemC Modeling

Verification

High-Level Verification

High-Level Static and Formal Verification

Methodologies & Applications

HLS FPGA

Processor Accelerators

MathWorks

AI/ML Accelerators & Design

Image/Video Processors & Design
All Content

Browse all content in the HLS Academy
By Type

All Content
By Type

Resource

Session

Track
Forums
Forums

Discussions by Top Tags

By Topic Status

All Forums
Forums

HLS Basics

HLS Building Blocks & IP

Languages

Verification

Applications

Discussions by Top Tags

HLS 101

By Topic Status

Latest

Solved

Unsolved
More
HLS Academy

Siemens EDA
HLS Academy

About Us

Contact Us

Siemens EDA

Events & Webinars

HLS Resources

On-Demand Training

On-Demand Training Certification

Stuart Swan

Stuart Swan is a Platform Architect in the Catapult team, focusing on SoC modeling for High-Level Synthesis. Prior to Siemens EDA, Stuart worked for Qualcomm and Cadence. Stuart is co-author of the first book on SystemC, "System Design with SystemC," and was the IEEE technical chairman of the 2005 SystemC LRM. He received his BSEE from Stanford University.

Author Image

Content by Stuart Swan

Verifying Hardware at the Source: Why a User-Visible HLS Scheduling Contract Matters in an Age of AI-Generated Design
SystemC Modeling Aug 14, 2026 Stuart Swan Paper
Architectural Design and Synthesis of a Matrix Multiplication Block Using Catapult HLS and Matchlib
SystemC Modeling Aug 12, 2026 Stuart Swan Paper
MatchLib Toolkit
SystemC Modeling Jun 20, 2024 Stuart Swan Tool Kit
MatchLib Examples Kit For Accellera Synthesis
SystemC Modeling Mar 14, 2024 Stuart Swan link
NVIDIA's Use of Catapult HLS for Building ML Inference Accelerators
SystemC Modeling Nov 29, 2023 Stuart Swan link

Subject Matter Experts