• Skip to main content
SIEMENS HLS Academy
  • Log In
  • Register
  • Topics

    HLS Academy offers users multiple entry points to find the information they need. One of these entry points is through our Topic collection. These topics address the critical issues designers need to understand to fully leverage the capabilities of High-Level Synthesis and Verification. While we continue to add new topics, users are encouraged to further refine collection information to meet their specific interests.

    • HLS Basics
    • HLS Building Blocks & IP
    • Languages
    • Verification
    • Methodologies & Applications
    • All Topics
    HLS Basics
    • HLS 101
    • Loop Unrolling
    • Pipelining
    • Hierarchy
    • Design Partitioning
    • Data Types
    • Interfaces
    HLS Building Blocks & IP
    • Arithmetic Functions
    • Datapath
    • Control Logic & FSM
    • Memories
    • Channels & Bus Interfaces
    • IP
    • Open-Source Foundation libraries
    Languages
    • C++ Modeling
    • SystemC Modeling
    Verification
    • High-Level Verification
    • High-Level Static and Formal Verification
    Methodologies & Applications
    • HLS FPGA
    • Processor Accelerators
    • MathWorks
    • AI/ML Accelerators & Design
    • Image/Video Processors & Design
  • All Content

    Browse all content in the HLS Academy

    • By Type
    • All Content
    By Type
    • Resource
    • Session
    • Track
  • Forums

    • Forums
    • Discussions by Top Tags
    • By Topic Status
    • All Forums
    Forums
    • HLS Basics
    • HLS Building Blocks & IP
    • Languages
    • Verification
    • Applications
    Discussions by Top Tags
    • HLS 101
    By Topic Status
    • Latest
    • Solved
    • Unsolved
  • More

    • HLS Academy
    • Siemens EDA
    HLS Academy
    • About Us
    • Contact Us
    Siemens EDA
    • Events & Webinars
    • HLS Resources
    • On-Demand Training
    • On-Demand Training Certification

Breadcrumbs

  1. Home
  2. Topics

Open-Source Foundation Libraries for HLS

The open-source foundational libraries for High Level Synthesis (HLS) implemented in standard C++ for bit-accurate hardware and software design. The goal of these libraries is to create an open community for exchange of knowledge and IP for HLS (High-Level Synthesis) that can be used to accelerate both research and design. The libraries are targeted to enable a faster path to hardware acceleration by providing easy-to-understand, high-quality fundamental building blocks that can be synthesized into both FPGA and ASIC. These libaries are delivered as an open-source project on GitHub under the Apache 2.0 license and contributions are welcome.

Mathilde Karsenti

SIEMENS Siemens Digital Industries Software
Portfolio
  • View all portfolio
Explore
  • Community
  • Blog
  • Online Store
  • Glossary
Siemens
  • About Us
  • Careers
  • Events
  • News and Press
  • Partners
  • Trust Center
Contact
  • HLS - Contact Us
  • VA - Contact Us
  • PLM - Contact Us
  • EDA - Contact Us
  • Worldwide Offices
  • Support Center
  • Give us Feedback
  • Report piracy

© Siemens 2025

  • Terms of Use
  • Privacy Policy
  • Cookie Statement
  • DMCA
  • Whistleblowing