• Skip to main content
SIEMENS HLS Academy
  • Log In
  • Register
  • Topics

    HLS Academy offers users multiple entry points to find the information they need. One of these entry points is through our Topic collection. These topics address the critical issues designers need to understand to fully leverage the capabilities of High-Level Synthesis and Verification. While we continue to add new topics, users are encouraged to further refine collection information to meet their specific interests.

    • HLS Basics
    • HLS Building Blocks & IP
    • Languages
    • Verification
    • Methodologies & Applications
    HLS Basics
    • HLS 101
    • Loop Unrolling
    • Pipelining
    • Hierarchy
    • Design Partitioning
    • Datatypes
    • Interfaces
    HLS Building Blocks & IP
    • Arithmetic Functions
    • Datapath
    • Control Logic & FSM
    • Memories
    • Channels & Bus Interfaces
    • IP
    • Open-Source Foundation libraries
    Languages
    • C++ Modeling
    • SystemC Modeling
    Verification
    • High-Level Verification
    • High-Level Static and Formal Verification
    Methodologies & Applications
    • HLS FPGA
    • Processor Accelerators
    • MathWorks
    • AI/ML Accelerators & Design
    • Image/Video Processors & Design
    All Topics
  • All Content

    Browse all content in the HLS Academy

    • By Type
    By Type
    • Resource
    • Session
    • Track
    All Content
  • Forums

    • Forums
    • Discussions by Top Tags
    • By Topic Status
    Forums
    • HLS Basics
    • HLS Building Blocks & IP
    • Languages
    • Verification
    • Applications
    Discussions by Top Tags
    • HLS 101
    By Topic Status
    • Latest
    • Solved
    • Unsolved
    All Forums
  • More

    • HLS Academy
    • Siemens EDA
    HLS Academy
    • About Us
    • Contact Us
    Siemens EDA
    • Events & Webinars
    • HLS Resources
    • On-Demand Training
    • On-Demand Training Certification

Breadcrumbs

  1. Home
  2. Topics
  3. Pipelining

Pipelining

This track introduces techniques for addressing complexity by evolving your organization’s FPGA verification process capabilities.

  • Pipelining

HLS Academy

Last Updated Jun 2024
  • Pipelining
Begin Track

Track Navigation

Jump to item

  • Pipelining
  • 1. Loop Constraints for Synthesis
  • 2. Architectural Optimization: Folding Filter Coefficients For Symmetry
  • 3. Pipelining Constraints
  • Sessions

    • Loop Constraints for Synthesis

      Explore some of the various looping and pipelining constraints which may be applied for RTL solution using HLS.

      Track May 28, 2024 by HLS Academy

      • Pipelining

    • Architectural Optimization: Folding Filter Coefficients For Symmetry

      Further optimize the FIR filter design from Module 5 using architectural optimization, making use of the symmetry in the filter coefficients.

      Track Jun 21, 2024 by HLS Academy

      • Pipelining

    • Pipelining Constraints

      Sample design used to explore functional and performance differences between pipelined vs. non-pipelined solutions.

      Track Jun 21, 2024 by HLS Academy

      • Pipelining

SIEMENS Siemens Digital Industries Software
Portfolio
  • View all portfolio
Explore
  • Community
  • Blog
  • Online Store
  • Glossary
Siemens
  • About Us
  • Careers
  • Events
  • News and Press
  • Partners
  • Trust Center
Contact
  • HLS - Contact Us
  • VA - Contact Us
  • PLM - Contact Us
  • EDA - Contact Us
  • Worldwide Offices
  • Support Center
  • Give us Feedback
  • Report piracy

© Siemens 2025

  • Terms of Use
  • Privacy Policy
  • Cookie Statement
  • DMCA
  • Whistleblowing